Taking on disability together

Results, order, filter

IP Design Verification Engineer

Intel - Santa Clara, California
Senior Photonics Design Engineer, Passive Design

Intel - Santa Clara, California
Senior IP Design Verification Engineer

Intel - Santa Clara, California
Senior Photonics Design Engineer, Actives Design

Intel - Santa Clara, California
Design Automation Engineer for MPS Engineering

Intel - Santa Clara, California
Senior FPGA Design Engineer

Applied Materials - Santa Clara, California
Package Design Engineer

Qualcomm - Santa Clara, California
Senior E/E & Semiconductor Engineer - Digital Design (RTL) Engineer

Capgemini - Santa Clara, California
Senior IP Logic Design Engineer

Intel - Santa Clara, California
Senior Mixed-Signal Design Engineer

Nvidia - Santa Clara, California
Senior Mask Design Engineer

Nvidia - Santa Clara, California
ASIC Design Verification Engineer (Santa Clara, CA)

Qualcomm - Santa Clara, California
Senior Physical Design Methodology Engineer

Nvidia - Santa Clara, California
CPU Physical Design and Integration Engineer

Apple - Santa Clara, California
CPU Physical Design and Integration Engineer

Apple - Santa Clara, California
GPU Design Verification Engineer, Staff

Qualcomm - Santa Clara, California
Design Quality and Reliability Engineer

Intel - Santa Clara, California
GPU Design Verification Engineer

Apple - Santa Clara, California

CPU Design Timing Engineer

Apple - Santa Clara, California
Senior ASIC Design Engineer

Nvidia - Santa Clara, California
CPU Physical Design Engineer

Qualcomm - Santa Clara, California
Sr. Logic Design (RTL) Engineer

Capgemini - Santa Clara, California
Senior Mixed Signal Design Engineer

Nvidia - Santa Clara, California
System Design Engineer

Apple - Santa Clara, California
GPU Design Verification Engineer

Apple - Santa Clara, California
GPU Design Verification Engineer

Apple - Santa Clara, California
Senior Physical Design Methodology Engineer, Innovus Flows

Nvidia - Santa Clara, California
SRAM Circuit Design Engineer

Apple - Santa Clara, California
Sr.Staff SoC Lead design verification Engineer

Qualcomm - Santa Clara, California
CPU Physical Design Methodology and Optimization Engineer

Apple - Santa Clara, California
CPU Physical Design Methodology and Optimization Engineer

Apple - Santa Clara, California
Physical Design Engineer

Qualcomm - Santa Clara, California
Graphics Cache Hierarchy Design Verification Engineer

Apple - Santa Clara, California
Graphics (GPU) RTL Design Engineer

Apple - Santa Clara, California
Graphics Cache Hierarchy Design Verification Engineer

Apple - Santa Clara, California
Senior SOC Design Engineer

Nvidia - Santa Clara, California