Easter Seals Jobs

Job Information

Micron Technology, Inc. DRAM Design Engineer in Boise, Idaho

This job was posted by https://idahoworks.gov : For more information, please see: https://idahoworks.gov/jobs/2234190

Micron Technology, Inc. has an opening for DRAM Design Engineer in Boise, ID. Job Duties: Design and analyze digital and analog circuits used in the development of memory products including simulating, optimizing, and floor planning DRAM circuits. Work and support the efforts of groups including Product Engineering, Test, Probe, Process Integration, Assembly and Marketing to proactively design products to optimize all manufacturing functions and assure the best cost, quality, reliability, time-to-market, and customer satisfaction. Responsible for parasitic modeling and assisting in design validation, reticle experiments and required tape-out revisions. Contribute to the Development of New Memory Products by Assisting with the Overall Design, Layout, and Optimization of Memory Circuits. Perform circuit simulations using standard industry simulators such as SPICE and VERILOG. Assist in the design and development of schematic blocks such as memory array, input buffer, output buffer, control logic, address decode, datapath, and internal test logic. Participate in new circuit conception and design. Responsible for reliability verification which requires running electro-migration and IR drop checks essential for reliable operation of the chip. Interpret device specification to produce required functionality. Oversee and manage the Layout Process to optimize performance, area and power delivery network of the chip. Manage floor-planning processes including placement and routing optimization. Optimize design rules for cost, performance and functionality. Import layout parasitic information into circuit simulation environments. Verify proper wordline and digitline lengths. Analyze the impact of array architecture decisions on overall power, speed, and die size. Select appropriate transistor sizes and types for pitch cells for Vcell margin and performance. Perform silicon versus schematic versus layout verification on required circuits. Responsible for simulation, verilog and parasitic modeling. Assist in silicon design validation, reticle experiments, and tape-out revisions.

Requirements: Employer will accept Masters degree (or foreign equivalent) in Electrical Engineering or Electronics Engineering, or related field.

Contact: To apply, visit Micron.com/Careers. Search by requisition no. JR53999.

DirectEmployers